News

IEEE

BAM-Net: Hardware Friendly Associative Memory Using Binary Dominant Weights and NAND Logic

Abstract: This paper presents BAM-Net, a hardware-efficient binarization algorithm designed for associative memory (AM) implementation. BAM-Net aims to reduce memory overhead, power consumption, and ...
IEEE

Arithmetic Logic Unit using 4-bit Vedic Multipliers with Multiplexers

Abstract: This paper designs an 4-bit Arithmetic Logic Unit (ALU) based on multiplexers in order to construct Vedic multipliers in Verilog HDL. The Urdhva Tiryakbhayam Sutra, based on the 'Vertically ...